Interface dipole engineering in metal gate/high-k stacks

26Citations
Citations of this article
51Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

Although metal gate/high-k stacks are commonly used in metal-oxide-semiconductor field-effect-transistors (MOSFETs) in the 45 nm technology node and beyond, there are still many challenges to be solved. Among the various technologies to tackle these problems, interface dipole engineering (IDE) is an effective method to improve the performance, particularly, modulating the effective work function (EWF) of metal gates. Because of the different electronegativity of the various atoms in the interfacial layer, a dipole layer with an electric filed can be formed altering the band alignment in the MOS stack. This paper reviews the interface dipole formation induced by different elements, recent progresses in metal gate/high-k MOS stacks with IDE on EWF modulation, and mechanism of IDE. © 2012 The Author(s).

Cite

CITATION STYLE

APA

Huang, A. P., Zheng, X. H., Xiao, Z. S., Wang, M., Di, Z. F., & Chu, P. K. (2012). Interface dipole engineering in metal gate/high-k stacks. Chinese Science Bulletin. Science in China Press. https://doi.org/10.1007/s11434-012-5289-6

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free