Asic implementation of 12-bit radix-8 booth multiplier

0Citations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Multipliers are playing a vital role in DSP and Neural Networks applications. Many methods have been introduced to work on multipliers that offer high speed, less power consumption and reduced area. Booth Algorithm demonstrates an efficient way of signed binary multiplication. In this paper, physical design of 12-bit radix-8 booth multiplier for signed multiplication is presented with an aim to improve the performance metrics such as power, area and delay. The performance of 12-bit radix-8 booth multiplier is compared with the 64-bit radix-16 booth multiplier.

Cite

CITATION STYLE

APA

Geetalakshmi, U., & Nageswara Rao, M. V. (2019). Asic implementation of 12-bit radix-8 booth multiplier. International Journal of Recent Technology and Engineering, 8(2), 4013–4016. https://doi.org/10.35940/ijrte.B3181.078219

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free