A built-in self-repair scheme for NOR-type flash memory

22Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

The strong demand of non-volatile memory for SOC and SIP applications has made flash memory increasingly important. However, deep submicron defects and process uncertainties are causing yield loss of memory products. To solve the yield issue, built-in self-repair (BISR) is widely believed to be cost effective. It is, however, non-trivial to implement BISR on flash memories. In this paper we propose a BISR scheme for NOR-type flash memory. The BISR scheme performs built-in self-test (BIST), built-in redundancy analysis (BIRA), as well as on-chip repair. A typical redundancy architecture for NOR-type flash memory is assumed, based on which we present a redundancy analysis (RA) algorithm. Experimental result shows that the proposed BISR scheme can effectively repair most defective memories. © 2006 IEEE.

Cite

CITATION STYLE

APA

Hsiao, Y. Y., Chen, C. H., & Wu, C. W. (2006). A built-in self-repair scheme for NOR-type flash memory. In Proceedings of the IEEE VLSI Test Symposium (Vol. 2006, pp. 114–119). https://doi.org/10.1109/VTS.2006.5

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free