Hardware efficient LDPC coding using linear feedback shift registers for secured transmission

Abstract

Low Density parity correcting codes are linear error correcting codes, a method of transmitting a message over a noisy channel. The main advantages at LDPC codes are these are reliable and high efficient. In this work LDPC encoder and decoder part of LDPC functioning for compiling a 8-bit message vector and it can be done using verilog code. For secure transmission, LFSR is proposed which provides bit scrambling which is used to encode the information signal at transmission side to make it unintelligible at the receiver side. The output of the LDPC encoder is given to the input of LFSR encoding block which gives the longer information bits called code word. This increases the security, reliability and hardware complexity of the information bits. Decoding is done by Berlekanp-massey algorithm. The proposed LDPC using LFSR encoding design has good performance in which 45 LUT’s are being used instead of 72 LUT’s used in normal LDPC encodes architecture which is optimized with high speed and area.