A Process-Voltage-Temperature (PVT) Variation check is run on the novel Universal Compressor based Multiplier (UCM) architecture, which promises for fast multiplication in ultra-low supply voltages (less than 0.9 V) for higher order operation. The analysis further shows that for 5x5 bit & 9x9 bit operation with supply voltage as low as 0.6 V, the delay has reduced by 0.73% & 5.05% (mean values) respectively than Wallace tree multiplier architecture. The analysis is carried out in Cadence Spectre tool using ADE-XL at CMOS 90 nm technology.
CITATION STYLE
Sarma, R., Bhargava, C., & Jain, S. (2019). Accelerated PVT analysis of UCM architecture using cadence ADE-XL. International Journal of Engineering and Advanced Technology, 8(5), 1913–1919.
Mendeley helps you to discover research relevant for your work.