Alternative post-processing on a CMOS chip to fabricate a planar microelectrode array

9Citations
Citations of this article
20Readers
Mendeley users who have this article in their library.

Abstract

We present an alternative post-processing on a CMOS chip to release a planar microelectrode array (pMEA) integrated with its signal readout circuit, which can be used for monitoring the neuronal activity of vestibular ganglion neurons in newborn Wistar strain rats. This chip is fabricated through a 0.6 μm CMOS standard process and it has 12 pMEA through a 4 × 3 electrodes matrix. The alternative CMOS post-process includes the development of masks to protect the readout circuit and the power supply pads. A wet etching process eliminates the aluminum located on the surface of the p+-type silicon. This silicon is used as transducer for recording the neuronal activity and as interface between the readout circuit and neurons. The readout circuit is composed of an amplifier and tunable bandpass filter, which is placed on a 0.015 mm2 silicon area. The tunable bandpass filter has a bandwidth of 98 kHz and a common mode rejection ratio (CMRR) of 87 dB. These characteristics of the readout circuit are appropriate for neuronal recording applications. © 2011 by the authors; licensee MDPI, Basel, Switzerland.

Cite

CITATION STYLE

APA

López-Huerta, F., Herrera-May, A. L., Estrada-López, J. J., Zuñiga-Islas, C., Cervantes-Sanchez, B., Soto, E., & Soto-Cruz, B. S. (2011). Alternative post-processing on a CMOS chip to fabricate a planar microelectrode array. Sensors, 11(11), 10940–10957. https://doi.org/10.3390/s111110940

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free