A10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

8Citations
Citations of this article
11Readers
Mendeley users who have this article in their library.

Abstract

This paper presents a 10- Gb/s low-power adaptive continuous-time linear equalizer, which automatically determines the optimal equalization condition by searching for the equalization coefficient producing the largest peak value in histograms obtained with asynchronous under-sampling. To reduce the power consumption, the integrated digital controller turns off the circuit blocks used for the adaptation process once adaptation is complete. A prototype equalizer realized in 65-nm CMOS technology consumes 4.66mW during adaptation and 2.49mW after adaptation. For 10-Gb/s 231-1 PRBS data transmitted over 40-cm FR4 PCB trace, our equalizer achieves less than 10-13 BER and 26.6 ps peak-to-peak jitter. © IEICE 2013.

Cite

CITATION STYLE

APA

Kim, W. S., & Choi, W. Y. (2013). A10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram. IEICE Electronics Express, 10(4). https://doi.org/10.1587/elex.10.20130030

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free