An 8-bit Ring-Amplifier Based Mixed-Signal MAC Circuit with Full Digital Interface and Variable Accumulation Length

3Citations
Citations of this article
11Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

An 8-bit switched-capacitor multiply-and-accumulator (MAC) in 65nm CMOS is presented. Based on a cascaded low-power ring-amplifier-based switched-capacitor DACs, the MAC circuit features a programmable accumulation length in MAC computation. Fabricated in 65nm CMOS, the prototype MAC circuit achieves a precision-scaled energy efficiency of 1.32fJ per MAC operation, which is comparable to other state-of-the-art MAC circuits, along with best-in-class linearity. The noise performance has been verified using four real-world convolutional neural networks (CNNs) and 10,000-image data sets with up to 1,000 classes with an accuracy drop of less than 2% compared to the baseline 32-bit floating-point MAC.

Cite

CITATION STYLE

APA

Kim, J., Seo, B., Oh, Y. H., Chun, J. H., Lee, J. W., & Kim, J. (2021). An 8-bit Ring-Amplifier Based Mixed-Signal MAC Circuit with Full Digital Interface and Variable Accumulation Length. IEEE Access, 9, 5887–5894. https://doi.org/10.1109/ACCESS.2020.3047948

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free