An FPGA approach for fast bitmap indexing

13Citations
Citations of this article
8Readers
Mendeley users who have this article in their library.

Abstract

In this paper, an efficient architecture of an FPGA-based bitmap index creation is proposed. The design utilizes a content addressable memory together with a bit-level transpose matrix to index multi-record documents by several given keywords. The experiments in a Cyclone V SX FPGA proved that our circuit could attain throughput of 330.6 million records per second while only using around 71% of embedded memory together with 45% of lookup tables and registers. In fact, achieved throughput is 2.8 times and 1.7 times as high as that of CPU-based and GPU-based design, respectively.

Author supplied keywords

Cite

CITATION STYLE

APA

Nguyen, X. T., Nguyen, H. T., & Pham, C. K. (2016). An FPGA approach for fast bitmap indexing. IEICE Electronics Express, 13(4). https://doi.org/10.1587/elex.13.20160006

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free