Memory Arbitration in DDR3

  • et al.
N/ACitations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Modern applications need expeditious, speed parallel processing elements with desired output within the stipulated time. As sundry applications increase demands expeditious processing, low power consumption, truncated deadlock of recollection. Hence, memory deadlock, memory starvation, and allocation of memory for genuine-time applications are the real challenges of the desired real world. The work fixates on abbreviated power consumption, deadlock for the inputs onto the output.DVFS (Dynamic Voltage and Frequency Shifting) and CoC (Cloud of chips) are acclimated to abbreviate the deadlock and to utilize the recollection efficaciously for input onto output. The results show the potency consumption as truncated compared to the antecedent results.

Cite

CITATION STYLE

APA

Vijayalakshmi*, S. V., Apsara, A., … Cammillus, S. (2020). Memory Arbitration in DDR3. International Journal of Recent Technology and Engineering (IJRTE), 8(6), 3344–3347. https://doi.org/10.35940/ijrte.f8701.038620

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free