A 4K-capable FPGA implementation of single image haze removal using hazy particle maps

16Citations
Citations of this article
9Readers
Mendeley users who have this article in their library.

Abstract

This paper presents a fast and compact hardware implementation using an efficient haze removal algorithm. The algorithm employs a modified hybrid median filter to estimate the hazy particle map, which is subsequently subtracted from the hazy image to recover the haze-free image. Adaptive tone remapping is also used to improve the narrow dynamic range due to haze removal. The computation error of the proposed hardware architecture is minimized compared with the floating-point algorithm. To ensure real-time hardware operation, the proposed architecture utilizes the modified hybrid median filter using the well-known Batcher's parallel sort. Hardware verification confirmed that high-resolution video standards were processed in real time for haze removal.

Cite

CITATION STYLE

APA

Ngo, D., Lee, G. D., & Kang, B. (2019). A 4K-capable FPGA implementation of single image haze removal using hazy particle maps. Applied Sciences (Switzerland), 9(17). https://doi.org/10.3390/app9173443

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free