Signal processing implementation of low-cost target speed detection of CW radar using FPGA

5Citations
Citations of this article
7Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

The low-cost Continuous Wave (CW) radar architecture for object speed detection is presented in this research. An FPGA (Field-Programmable Gate Array) processor is utilized to implement the CW radar dependably and optimally. The suggested approach uses a bank of filters made expressly to extract velocity information from radar signals to compute the target velocity. Depending on the needs of the particular application, the acquired data has either undergone additional processing or been presented in an approachable manner. The implemented design is checked in real-time with a chip scope, functionally simulated, and then inspected with lab instruments to compare all simulated and implemented outcomes. Numerous applications, such as industrial automation, surveillance, and automotive systems, where accurate velocity detection is crucial and low-cost design is required, could benefit from this concept.

Cite

CITATION STYLE

APA

Salem, S. G., & Hosseny, M. E. (2024). Signal processing implementation of low-cost target speed detection of CW radar using FPGA. International Journal of Information Technology (Singapore), 16(7), 4565–4572. https://doi.org/10.1007/s41870-024-02033-3

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free