Now a days all embedded processors are manufactured in such a way that it may consume low power to provide longer life to the system using various low power techniques like clock gating, data gating, variable frequency mechanism, variable voltage mechanism and variable threshold techniques. In this paper these techniques are implemented using VHDL language in Vivado and results are compared to identify the better one among all possible ones. There are various characteristics compared here are power consumption, number of look up tables and number of flip flops consumed.
CITATION STYLE
Sasikala, Dr. G., & Krishna, G. S. (2023). Low Power Embedded SoC Design. Indian Journal of VLSI Design, 3(1), 1–10. https://doi.org/10.54105/ijvlsid.a1216.033123
Mendeley helps you to discover research relevant for your work.