An E-Band CMOS Frequency Quadrupler with 1.7-dBm Output Power and 45-dB Fundamental Suppression

6Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

This paper presents an E-band frequency quadrupler, utilizing two push-push frequency doublers and two single-stage neutralized amplifiers. The pseudo-differential class-B biased cascode topology is adopted for frequency doubler, which improves the reverse isolation and conversion gain. Two amplifiers are designed based on neutralization technique, which increases the stability and power gain simultaneously. The stacked transformers are used for power matching and single-ended-to-differential transformation. Fabricated in 40-nm CMOS, the measurement results show a maximum output power and conversion gain of 1.7 dBm and 3.4 dB, respectively at 76 GHz. Fundamental and 2nd-harmonic suppressions of better than 45 dB and 20 dB are achieved over the desired bandwidth.

Cite

CITATION STYLE

APA

Liao, X., Zhao, Di., & You, X. (2021). An E-Band CMOS Frequency Quadrupler with 1.7-dBm Output Power and 45-dB Fundamental Suppression. In 2021 IEEE International Conference on Integrated Circuits, Technologies and Applications, ICTA 2021 (pp. 119–120). Institute of Electrical and Electronics Engineers Inc. https://doi.org/10.1109/ICTA53157.2021.9661881

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free